

monolithic dual n-channel JFETs designed for . . .



- FET Input Amplifiers
- Low and Medium Frequency Amplifiers
- Impedance Converters
- Precision Instrumentation Amplifiers
- Comparators


Performance Curves NQP See Section 4

BENEFITS

- Low Cost
- Minimum System Error and Calibration
10 mV Offset Maximum (U410)
70 dB Minimum CMRR (U410)
- Low Drift with Temperature
10 $\mu\text{V}/^\circ\text{C}$ Maximum (U410)
- Simplifies Amplifier Design
Low Output Conductance

ABSOLUTE MAXIMUM RATINGS (25°C)

| | |
|---|---------------|
| Gate-To-Gate Voltage | ±40 V |
| Gate-Drain or Gate-Source Voltage | -40 V |
| Gate Current | 50 mA |
| Total Package Dissipation (25°C Free-Air) | 375 mW |
| Power Derating | 3.0 mW/°C |
| Storage Temperature Range | -65 to +150°C |
| Lead Temperature (1/16" from case for 10 seconds) | 300°C |



ELECTRICAL CHARACTERISTICS (25°C unless otherwise noted)

| Characteristic | U410 | | | U411 | | | U412 | | | Unit | Test Conditions |
|---|-------|-----|-------|-------|-----|-------|-------|-----|-------|--|--|
| | Min | Typ | Max | Min | Typ | Max | Min | Typ | Max | | |
| 1 I _{GSS} Gate Reverse Current (Note 1) | | | -200 | | | -200 | | | -200 | pA | V _{DS} = 0, V _{GS} = -30 V |
| 2 V _{GS(off)} Gate-Source Cutoff Voltage | -0.5 | | -3.5 | -0.5 | | -3.5 | -0.5 | | -3.5 | V | V _{DS} = 20 V, I _D = 1 nA |
| 3 BV _{GS} Gate-Source Breakdown Voltage | -40 | | | -40 | | | -40 | | | V | V _{DS} = 0 V, I _G = -1 μA |
| 4 I _{DSS} Saturation Drain Current (Note 2) | 0.5 | | 5.0 | 0.5 | | 5.0 | 0.5 | | 5.0 | mA | V _{DS} = 20 V, V _{GS} = 0 V |
| 5 I _G Gate Current (Note 1) | | | -200 | | | -200 | | | -200 | pA | V _{DG} = 20 V, I _D = 200 μA |
| 6 V _{GS} Gate-Source Voltage | -0.2 | | -3.0 | -0.2 | | -3.0 | -0.2 | | -3.0 | V | V _{DG} = 20 V, I _D = 200 μA |
| 7 g _{fs} Common-Source Forward Transconductance | 1,000 | | 4,000 | 1,000 | | 4,000 | 1,000 | | 4,000 | μmho | V _{DS} = 20 V, V _{GS} = 0 V |
| | 600 | | 1,200 | 600 | | 1,200 | 600 | | 1,200 | | V _{DG} = 20 V, I _D = 200 μA |
| | | | 20 | | | 20 | | | 20 | | V _{DS} = 20 V, V _{GS} = 0 V |
| 8 g _{os} Common-Source Output Conductance | | | 5 | | | 5 | | | 5 | μmho | V _{DG} = 20 V, I _D = 200 μA |
| 9 C _{iss} Common-Source Input Capacitance | | 4.5 | | 4.5 | | | 4.5 | | | pF | V _{DS} = 20 V, V _{GS} = 0 V |
| 10 C _{rss} Common-Source Reverse Transfer Capacitance | | 1.2 | | 1.2 | | | 1.2 | | | pF | V _{DS} = 20 V, V _{GS} = 0 V |
| 11 e _n Equivalent Short-Circuit Input Noise Voltage | | | 50 | | | 50 | | | 50 | $\frac{\mu\text{V}}{\sqrt{\text{Hz}}}$ | V _{DS} = 20 V, I _D = 200 μA |
| 12 V _{GS1} -V _{GS2} Differential Gate-Source Voltage | | | 10 | | | 20 | | | 40 | mV | V _{DG} = 20 V, I _D = 200 μA |
| 13 $\frac{\Delta V_{GS1}-V_{GS2} }{\Delta T}$ Gate-Source Differential Drift (Note 3) | | | 10 | | | 25 | | | 80 | $\mu\text{V}/^\circ\text{C}$ | V _{DG} = 20 V, I _D = 200 μA T _A = 25°C to T _B = 85°C |
| 14 CMRR Common-Mode Rejection Ratio (Note 4) | | 80 | | 80 | | | 70 | | | dB | V _{DD} = 10 V to V _{DD} = 20 V I _D = 200 μA |

NOTES:

- Approximately doubles for every 10°C increase in T_A
- Pulse test duration = 300 μs , duty cycle \leq 3%.
- Measured at end points, T_A and T_B.

$$4 \text{ CMRR} = 20 \log_{10} \left[\frac{\Delta V_{DD}}{\Delta |V_{GS1} - V_{GS2}|} \right], \Delta V_{DD} = 10 \text{ V.}$$

NQP