

# Clock generator with built-in VCO, VCXO

## BU3081FV

BU3081FV is a clock generator. It can generate four video / audio clock signals that is used for DVD recorder (Especially for DVD recorder with DV interface of IEEE1394) from one reference frequency. Reference frequency suited for set application can be selected from built-in VCO, VCXO and external input.


### ●Applications

DVD Recorder

### ●Features

- 1) Clock signals are generated by connecting crystal oscillator.
- 2) SSOP-B28 package
- 3) 3.3V operating voltage
- 4) Built-in VCXO (Voltage-Controlled Crystal Oscillator) adjusts clock signal  $\pm 110$ ppm.
- 5) PLL reference frequency is available from built-in VCO, VCXO and external input.
- 6) Audio clock can be selected by switches.

### ●External dimensions (Unit : mm)



### ●Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits			Unit
		Min.	Typ.	Max.	
Applied voltage	V <sub>DD</sub>	-0.3	3.3	+7.0	V
Input voltage	V <sub>IN</sub>	-0.3	-	V <sub>DD</sub> +0.3	V
Storage temperature range	T <sub>stg</sub>	-30	-	+125	°C
Power dissipation	PD	-	-	850	mW

\* An operation is not guaranteed.

\* In case it is used at Ta=25°C or more, 8.5mW is reduced at every 1°C.

\* Radiation resistance design is not used.

\* Power dissipation measured when BU3081FV is placed on the board.

### ●Recommended operating conditions (Ta=25°C)

Parameter	Symbol	Limits			Unit
		Min.	Typ.	Max.	
Analog V <sub>DD</sub> voltage	AV <sub>DD</sub> , V <sub>DD_V</sub>	3.15	3.3	3.45	V
Digital V <sub>DD</sub> voltage	V <sub>DD_EX</sub> , V <sub>DD</sub>	3.0	3.3	3.6	V
Input H voltage range	V <sub>IH</sub>	0.8V <sub>DD</sub>	-	V <sub>DD</sub>	V
Input L voltage range	V <sub>IL</sub>	0.0	-	0.2V <sub>DD</sub>	V
Operation temperature range	Iopr	-5	25	70	°C
Frequency control voltage	V <sub>C</sub>	0.25V <sub>DD</sub>	0.5V <sub>DD</sub>	0.75V <sub>DD</sub>	V
Output maximum load (CLK)	CL_CLK	-	-	15	pF

Multimedia ICs

●Block diagrams




Fig.1

## Multimedia ICs

## ●Explanation for terminal function

Pin.No	Pin.name	Function
1	AFS1	Switch of Audio clock output (with pull-down) (*1)
2	AFS2	Switch of Audio clock output (with pull-down) (*1)
3	FS1	Switch of Audio clock output (with pull-down) (*1)
4	FS2	Switch of Audio clock output (with pull-down) (*1)
5	VCO_CTRL	Input terminal for controlling VCO
6	AV <sub>DD</sub>	Analog V <sub>DD</sub>
7	AV <sub>SS</sub>	Analog GND
8	SET_R	Normally OPEN. Terminal for VCO output adjustment
9	XTAL_IN	Standard crystal input
10	XTAL_OUT	Standard crystal output
11	V <sub>DD_V</sub>	V <sub>DD</sub> for VCXO
12	VCXO_CTRL	Input terminal for controlling VCXO
13	V <sub>SS_V</sub>	GND for VCXO
14	VCXO_OUT	VCXO through output
15	TEST	Input for test mode (with pull-down), normally OPEN (or L)
16	OE	Power-down control (with pull-up), H (Open) : enable, L : disable
17	EXT_IN1	External clock input
18	V <sub>SS_EX</sub>	GND for external input
19	EXT_IN2	External clock input
20	V <sub>DD_EX</sub>	V <sub>DD</sub> for external input
21	VCLK_OUT	Video clock output (*2)
22	VIDEO_SEL	Switch of video clock (with pull-down) (*2)
23	AMCLK_OUT	Audio clock output (*1)
24	V <sub>SS</sub>	Logic GND for PLL
25	V <sub>DD</sub>	Logic V <sub>DD</sub> for PLL
26	REF_SEL	Switch of reference clock (with pull-down) (*3)
27	AMCLK_SEL	Switch of audio clock (with pull-down) (*4)
28	VCO_OUT	VCO through output

(\*1) Audio clock output select (AMCLK\_SEL=L or OPEN)

AFS1	AFS2	FS1	FS2	AMCLK_OUT[MHz]
L	L	L	L	12.288
L	L	L	H	18.432
L	L	H	L	24.576
L	L	H	H	36.864
L	H	L	L	8.192
L	H	L	H	12.288
L	H	H	L	16.384
L	H	H	H	24.576
H	L	L	L	11.2896
H	L	L	H	16.9344
H	L	H	L	22.5792
H	L	H	H	33.8688

(\*2) Video clock select


VIDEO_SEL	VCLK_OUT
L	VCXO
H	EXT_IN1

(\*3) Reference clock select

REF_SEL	Reference clock
L	VCO
H	VCXO or EXT_IN1

(\*4) Audio clock select

AMCLK_SEL	AMCLK_OUT
L	PLL
H	EXT_IN2



●Input /output equivalent circuit

Pin No.	Equivalent circuit
Input PIN (Schmitt trigger)  1, 2, 3, 4, 15, 22, 26, 27 (with pull-down)  16 (with pull-up)	
Direct input PIN  5, 12	
CMOS input PIN  17, 19	

<p>Output PIN 14, 21, 23, 28</p>	
<p>X'tal input PIN 9</p>	
<p>X'tal output PIN 10</p>	
<p>Input terminal 8</p>	

Multimedia ICs

●Electrical characteristics (Unless otherwise noted, V<sub>CC</sub>=3.3V, Ta=25°C, Crystal frequency=27.0000MHz, No load)

Parameter	Symbol	Rated value			Unit	Condition
		Min.	Typ.	Max.		
Output H voltage	VOH_VCLK	2.4	-	-	V	IOH= -4.0mA
Output L voltage	VOL_VCLK	-	-	0.4	V	IOL= 4.0mA
Power supply current	IDD	-	50	65	mA	No load
Power supply current2	IDD2	-	50	100	μA	OE=L
CLK	CLK768_44		33.8688		MHz	XTAL_IN*(3136 / 625) /4
	CLK768_48		36.864			XTAL_IN*(2048 / 375) /4
	CLK768_32		24.576			XTAL_IN*(4096 / 1125) /4
	CLK512_44		22.5792			XTAL_IN*(3136 / 625) /6
	CLK512_48		24.576			XTAL_IN*(2048 / 375) /6
	CLK512_32		16.384			XTAL_IN*(4096 / 1125) /6
	CLK384_44		16.9344			XTAL_IN*(3136 / 625) /8
	CLK384_48		18.432			XTAL_IN*(2048 / 375) /8
	CLK384_32		12.288			XTAL_IN*(4096 / 1125) /8
	CLK256_44		11.2896			XTAL_IN*(3136 / 625) /12
	CLK256_48		12.288			XTAL_IN*(2048 / 375) /12
	CLK256_32		8.192			XTAL_IN*(4096 / 1125) /12

Note) When input frequency is 27.0000MHz, output frequency is above rated value. Output frequency is decided by the formula inputted to XTALIN.

●Deign guaranteed characteristics

(Unless otherwise noted, V<sub>CC</sub>=3.3V, Ta=25°C, Crystal frequency=27.0000MHz, No load)

Parameter	Symbol	Rated value			Unit	Condition
		Min.	Typ.	Max.		
Duty	Duty	45	50	55	%	At 1/2 V <sub>DD</sub> point
Jitter 1σ	JsSD	-	50	-	psec	Jitter 1sigma (*1)
Jitter p-p	JsABS	-	300	-	psec	MIN-MAX (*1)
rise time	tr	-	2.5	-	nsec	Time from 0.2V <sub>DD</sub> to 0.8V <sub>DD</sub>
fall time	tf	-	2.5	-	nsec	Time from 0.8V <sub>DD</sub> to 0.2V <sub>DD</sub>
PLL lock time	Tlock	-	-	1	msec	(*2)

<VCXO>

Frequency variable range (MAX)	-	+65	+110	+155	ppm	(VCXO_CTRL=0.75V <sub>DD</sub> )
(MIN)	-	-155	-110	-65	ppm	(VCXO_CTRL=0.25V <sub>DD</sub> )

<VCO>


Frequency variable range (MAX)	-	27.675	30	32	MHz	(VCO_CTRL=0.75V <sub>DD</sub> )
(MIN)	-	22	24	26.325	MHz	(VCO_CTRL=0.25V <sub>DD</sub> )

Note 2) However, it is just the guarantee of IC and dispersion of X'tal and so on is not taken in consideration.

(\*1) JITTER means center value when using Time Interval Analyzer with 10,000 sampling.

(\*2) Time between voltage supply leads to 3.0V and output clock gets stable.


(Operation of VCLK\_OUT at the time of VIDEO\_SEL input switching)



After VIDEO\_SEL was switched, when VIDEO\_SEL is switched again before VCLK\_OUT is switched, less than half clock may be output in VCLK\_OUT.

## Multimedia ICs

## ●Application circuit



- Note 1) When OE is L, Pin14 : VCXO\_OUT, Pin21 : VCLK\_OUT, Pin23 : AMCLK\_OUT, Pin28 : VCO\_OUT become L.
- Note 2) Pin8 : SET\_R is set to OPEN.
- Note 3) When Pin17 : EXT\_IN1 is not used, set VIDEO\_SEL to OPEN or L, and input the output clock of Pin28 : VCO\_OUT into Pin17.
- Note 4) When a crystal is not connected and VCXO is not used, set VIDEO\_SEL to H and input the same external clock into Pin9 : XTAL\_IN as Pin17 : EXT\_IN1. Set VCXO\_CTRL to L, and set VCXO\_OUT and XTAL\_OUT to OPEN.
- Note 5) When neither VCXO nor Pin17 : EXT\_IN1 is not used, set EXT\_IN1, VCXO\_CTRL to L, set VIDEO\_SEL to OPEN or L, and set VCXO\_OUT, VCLK\_OUT, XTAL\_IN, and XTAL\_OUT to OPEN.
- Note 6) When Pin5 : VCO\_CTRL is not used, set it to L.
- Note 7) When Pin28 : VCO\_OUT or Pin23 : AMCLK\_OUT is not used, set them to OPEN.
- Note 8) When Pin19 : EXT\_IN2 is not used, set it to L.
- Note 9) Pin15 : TEST is set to OPEN (or L).
- Note10) The VCXO operation is checked by using the crystal (specification No. EXS00A-00460) made by NDK (Nihon Dempa Kogyo Co., LTD). Condition : normal temperature, applied voltage 3.3V  
Finally, the crystal needs to be tuned to each set for adjustment  $f=27\text{MHz}$  at the time of  $\text{VCXO\_CTRL}=1.65\text{V}$  and cancel of temperature characteristic. Please ask a crystal maker.
- Note11) BU3081 is basically placed on the board.  
Decoupling capacitance (0.1 $\mu\text{F}$ ) need to be placed between Pin6 (AVDD) and Pin7 (AVSS), Pin11 (VDD\_V) and Pin13 (VSS\_V), Pin20 (VDD\_EX) and Pin18 (VSS\_EX), Pin25 (VDD) and Pin24 (VSS).  
To obtain accurate frequency, capacitance (pF) need to be placed between Pin9 and Pin13, Pin10 and Pin13  
Tantalum capacitance (10~100pF), ferrite beads may need to be placed to prevent power supply drop in certain boards case. To reduce high frequency noise, selected bypass capacitors ( $\leq 1\Omega$  at problem high frequency) may be used for power pin as close to BU3081FV as possible.
- Note12) ROHM assumes no responsibility for connection of application circuit and use of external components and component's constant described herein, conveys no license under any patent or other right, and makes no representation that the circuit are free from patent infringement.

### Notes

- No technical content pages of this document may be reproduced in any form or transmitted by any means without prior permission of ROHM CO.,LTD.
- The contents described herein are subject to change without notice. The specifications for the product described in this document are for reference only. Upon actual use, therefore, please request that specifications to be separately delivered.
- Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set.
- Any data, including, but not limited to application circuit diagrams information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO.,LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resell or otherwise dispose of the same, no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by
- ROHM CO., LTD. is granted to any such buyer.
- Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

#### About Export Control Order in Japan

Products described herein are the objects of controlled goods in Annex 1 (Item 16) of Export Trade Control Order in Japan.

In case of export from Japan, please confirm if it applies to "objective" criteria or an "informed" (by MITI clause) on the basis of "catch all controls for Non-Proliferation of Weapons of Mass Destruction.